Job Description :

Position: RTL Verification Engineer || Onsite Sunnyvale, CA (Local is great but relocation is ok)

Location: Onsite Sunnyvale, CA (Local is great but relocation is ok)

Duration: 12+ month project

Visa: USC/GC

Job Description

We are seeking talented RTL Engineers to join our team in Sunnyvale, CA. This is an exciting opportunity to work on cutting-edge digital designs and ensure their quality through advanced verification methodologies.

What You ll Do:

  • Develop comprehensive verification plans based on micro-architecture and design specifications
  • Architect and implement reusable, scalable verification environments using SystemVerilog/UVM
  • Create and run constrained-random and directed tests to achieve high functional and code coverage
  • Analyze simulation results, identify complex failures, and collaborate with design teams to resolve issues
  • Build and maintain automation scripts (Python/Perl) to enhance verification workflows and regression management

What We re Looking For:

  • Strong hands-on experience with SystemVerilog and UVM
  • Minimum 7 years of verification experience in digital design
  • Deep understanding of digital logic design and verification methodologies
  • Experience verifying digital systems with standard IP components/interconnects (microprocessor cores, hierarchical memory subsystems)
  • Ability to work independently and provide technical feedback to RTL design teams
  • Proficiency with industry-standard EDA simulation and debug tools
  • Strong debugging and root-cause analysis skills
  • Scripting experience in Python or Perl
             

Similar Jobs you may be interested in ..