Tech Evaluation Login
Tech Evaluation Signup
PasswordReset
Unsubscribe
PasswordReset
PasswordReset
PasswordReset
Register for Webinar
Register for Event
Job Channels
Webinars
Job Fairs
Events
Skill Score
About Us
Contact Us
Our Blog
Toggle navigation
Home
Skill Score
DemandIndex
Jobs
FETCH Jobs
Java J2EE
Dot Net, C#
DBA
SAP
Admin, Networking
Datawarehousing
QA
Demo
Candidate
Recruiter
Services
Job Posting & Resume Access
Integrated Talent Sourcing
Sub Contractor Supply Chain
Merger & Acquisition
Candidate
Post Resume
Login
Create Job Alert
Recruiter
Login
Free Trial
Signup
Pricing
| Pricing
Dashboard
My Resumes
Resume List
Add Resume
Edit / Update Resume
My Jobs
Fetch Jobs
Matched Jobs
Applied Jobs
FPGA LOGIC DESIGN WITH VERILOG
Pleasanton, CA
Pleasanton
CA
94588
Date
: Apr-25-20
2020-04-25
2021-04-15
FPGA LOGIC DESIGN WITH VERILOG
Pleasanton, CA
Apr-25-20
Work Authorization
US Citizen
GC
H1B
EAD (OPT/CPT/GC/H4)
Preferred Employment
Corp-Corp
W2-Permanent
W2-Contract
1099-Contract
Contract to Hire
Job Details
Experience
:
Architect
Rate/Salary ($)
:
$175,000 / annum
Duration
:
contract
Sp. Area
:
Sys Admin, IDM, Cyber, Sec OPS
Sp. Skills
:
x-Other
Consulting / Contract
CONTRACTOR
Direct Client Requirement
Required Skills
:
FPGA, LOGIC DESIGN
Preferred Skills
:
Domain
:
IT/Software
Work Authorization
US Citizen
GC
EAD (OPT/CPT/GC/H4)
H1B
Preferred Employment
Corp-Corp
W2-Permanent
W2-Contract
1099-Contract
Contract to Hire
Job Details
Experience
:
Architect
Rate/Salary ($)
:
$175,000 / annum
Duration
:
contract
Sp. Area
:
Sys Admin, IDM, Cyber, Sec OPS
Sp. Skills
:
x-Other
Consulting / Contract
CONTRACTOR
Direct Client Requirement
Required Skills
:
FPGA, LOGIC DESIGN
Preferred Skills
:
Domain
:
IT/Software
Veear Projects
Pleasanton, CA
Post Resume to
View Contact Details &
Apply for Job
Job Description
:
Role: FPGA LOGIC DESIGN WITH VERILOG Location: Pleasanton, CA. Preferred Skills : KNOWLEDGE OF IMAGE SENSOR DATA PROCESSING A PLUS FPGA AND LOGIC DESIGN quot;SYNTHESIS AND LAYOUT EXPERIENCE WITH VIVADO") QUARTUS AND QUESTASIM AND TIMING CLOSUREABILITY TO ARCHITECT SYSTEMS AND HARDWARE MAP TO REQUIREMENTS FOR FPGAS KNOWLEDGE OF HIGH-PERFORMANCE BOARD DESIGN LAYOUTABILITY TO ARCHITECT HARDWARE PLATFORMS AND HIGH-SPEED INTERFACES EXPERIENCE WITH DDR4+ AND HBM AND HIGH-PERFORMANCE MEMORY ARCHITECTURES EXPERIENCE WITH SOCS MICROPROCESSOR PERIPHERALS SUCH AS ETHERNET") AND (USB) AND (PCIE) AND (UARTS) AND quot;I2C") AND (SPI) AND (DISPLAY) AND (RS485) AND quot;JESD204B AND SIMILAR PROTOCOLS EXPERIENCE WITH LOW NOISE ANALOG DESIGN AND ADCSSTRONG COMFORT LEVEL WORKING IN A LABENVIRONMENT USING DIGITAL EMBEDDED SYSTEM DEBUG TOOLS ICE") quot;LOGIC ANALYZERS") AND(JTAG) AND (OSCILLOSCOPES) AND (WAN OR LAN OR SOCKETS OR "TCP/IP COMMUNICATIONS WORKING KNOWLEDGE OF BOOTLOADERS AND GETTING NEW HARDWARE PLATFORMS TO RUN KNOWLEDGE OF IMAGE SENSOR DATA PROCESSING A PLUS")
Turn OFF keyword highlights