Job Description :
Job title and Exp. :
Pre-Si Validation Engineer/Design Verification , 3-5 years or more
JD:
System Verilog
OVM/UVM
Testplan
Testbench (test sequence, BFM, interface, generators, scoreboards, monitors, etc)
Assertion coding
Functional Coverage coding and closure
Code Coverage closure
Low power coverage
VCS NLP