Job Description :
Job Title: ASIC/FPGA Senior Verification Engineer
Location: OH

Must Haves:
Basic understanding of CMOS ASIC fundamentals
Knowledge of all phases of ASIC design and test methodology
Basic understanding of Timing Analysis
Verilog / VHDL
Linux/Unix environment

Share your resume to ashish(AT)deegit(DOT)com